The Fastbus Cable Segment is a high speed parallel multidrop bus, which is operated with differential current drivers and differential line receivers. This paper describes the development leading to that scheme, the implementation and application results.
When several devices are driving a line simultaneously (wired OR function) due to the low output impedance of the drivers multiple reflections occur before the drivers stabilize in a current sharing mode. If then a driver gates off its signal, thus takes away its contribution to the current sharing, glitches can be observed on the line. These "wired OR glitches" have a duration corresponding to another stabilization time, their amplitude depends on the ratio of the current sharing and may be such, that temporarily wrong levels can be observed on the line (Photo 1). The use of current drivers leads to current stacking if more than one device is driving the same signal, which may limit the application of this technique. For widespread use the terminator was too complex and the power consumption too high. The discrete components low current driver design has been modified to reduce the power consumption, to increase the common mode range and to allow the use of a simple line termination. A thick film hybrid circuit, the "Quad Fastbus Cable Segment Driver", has been developed. Figure 1 shows the implementation of the Cable Segment with one driver, one receiver and the two terminators.
The modified driver contains a current source, a matched current sink and a current switch controlled by the "Data Out" signal. The circuit is designed such, that in the quiescent state the source current Is flows directly into the sink without effecting the current in the transmission line (source and sink are both connected to the "1" line of the pair). In its "ON" state the driver still sources the current Is into the "1" line of the pair, but sinks this current now from the "0" line, which results in a differential voltage across the signal pair.
The value of the source current of the driver is set to 4 mA, which is sufficiently high to ensure that the voltage resulting from a single activated driver can be correctly sensed by the line receivers. On the other hand this current is sufficiently low to ensure that the differential voltage resulting from the current stacking of several active drivers does not exceed the operational limits of the devices.
The transmission line is terminated at both ends.
At one terminator the signal pair is connected to a bias voltage Vterm, which allows the drivers and receivers to be operated around the center of their common mode voltage range.
The current source, which has been connected to one terminator, is biasing the lines such, that in the quiescent state the "0" line is more positive than the "1" line. This source current is set to a value, which is sufficiently high to ensure that the condition for the quiescent state can be met. The current also has to be sufficiently low to ensure that the signal resulting from a single activated driver can be correctly sensed.
Conclus ions
The implemented scheme has been tested and meets the requirements, a differential multidrop bus can be established.
Driver :
The difference between the source and sink current is less than 1 % (manufacturing specification). Source and sink current variations over the temperature range from + 20°C to + 75°C are less than 1.5 %. The matching of the currents remains within the 1 % tolerance over this temperature range. The common mode voltage range is ± 3.5 V. The typical propagation delay is 1.5 ns. In a powered down condition the drivers do not load the line. All measurements have been done with + 5 V and -5.2 V, which are standard Fastbus supply voltages. The circuit has now become commercially available [11] .
Receiver :
The receivers have not been incorporated into the hybrid circuit design, as the common mode voltage range of presently available standard ECL line receivers is smaller than the one of the drivers. The input current of the receivers should be below 50 pA and approximately (tolerance 5 V) the same for both inputs.
Length
The maximum length of the Cable Segment depends on various factors such as the quality of the cable, the number of devices attached to it, etc. We calculated it for a 110 Ohm, AWG 28 twisted pairs cable with 32 devices connected to it and obtained 40 m. In the calculations the wire resistance, the signal attenuation, the source-sink current mismatch, the bias current, the receiver input currents and worst case clustering have been taken into consideration [12] .
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